(SI Newswire) Highlights:
SAN JOSE, Calif., October 15, 2014 - Cadence Design Systems, Inc. (NASDAQ: CDNS), a leader in global electronic design innovation, today announced the industry’s first multi-protocol DDR4 and LPDDR4 intellectual property (IP) Solution. The Cadence® DDR controller and PHY IP can scale up to 3200Mbps, which provides flexibility for designers to easily take advantage of higher performance DDR4 and LPDDR4 DRAMs when they become available, without having to redesign their systems on chip (SoCs).
With a single, multi-protocol IP, designers can easily address changing memory and system cost requirements in consumer, mobile and enterprise applications. They can select the optimal DRAM subsystem implementation for their specific application after the SoC has already been designed.
DDR4 is primarily used in enterprise applications requiring high-capacity and high-reliability DRAM subsystems. LPDDR4 meets the power/performance requirements of mobile applications. Consumer applications, on the other hand, have traditionally used DDR3 DRAMs, moving to DDR4 to benefit from DRAM commodity pricing. Over time, performance requirements for these application areas are currently expected to grow, while performance levels for LPDDR4 are expected to improve. With the new IP, designers can easily migrate from DDR4 to LPDDR4 without a chip redesign.
“The Cadence DDR PHY IP offers high performance, high configurability and flexibility critical to our networking SoC designs,” said Gaurav Singh, vice president technical strategy at Applied Micro Circuits Corporation. “With access to the next-generation protocol and having additional flexibility between DDR and LPDDR, Cadence is allowing us to further innovate and provide greater differentiation and value to our customers.”
“For the first time, high performance mobile, consumer and enterprise application requirements can be addressed in a single DDR IP solution,” said Martin Lund, senior vice president of the IP Group at Cadence. “By using the Cadence multi-protocol DDR IP, we believe our customers can have more confidence that their products can meet memory subsystem requirements, allowing them to optimize for performance, power and density in their end system.”
The new Cadence multi-protocol DDR IP solution is available now for early adopters, with general availability currently scheduled for Q4 of 2014. To learn more about this product, click here.
Cadence enables global electronic design innovation and plays an essential role in the creation of today’s integrated circuits and electronics. Customers use Cadence software, hardware, IP, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available here.
# # #
This news release contains certain forward-looking statements, including expectations for markets, products and product release dates that are based on our current expectations and involve numerous risks and uncertainties that may cause these forward-looking statements to be inaccurate. Risks that may cause these forward-looking statements to be inaccurate include among others: our products may not be available in the capacities or on the schedule that we expect or perform as expected, or the other risks detailed from time-to-time in our Securities and Exchange Commission filings and reports, including, but not limited to, our most recent quarterly report on Form 10-Q and our annual report on Form 10-K. We do not intend to update the information contained in this press release.
© 2014 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence and the Cadence logo are registered trademarks of Cadence Design Systems, Inc. in the United States and other countries. All other trademarks are the property of their respective owners.